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We propose a novel hybrid single-electron device for reprogrammable low-power logic operations, the magnetic
single-electron transistor (MSET). The device consists of an aluminium single-electron transistors with a
GaMnAs magnetic back-gate. Changing between different logic gate functions is realized by reorienting the
magnetic moments of the magnetic layer which induce a voltage shift on the Coulomb blockade oscillations
of the MSET. We show that we can arbitrarily reprogram the function of the device from an n-type SET
for in-plane magnetization of the GaMnAs layer to p-type SET for out-of-plane magnetization orientation.
Moreover, we demonstrate a set of reprogrammable Boolean gates and its logical complement at the single
device level. Finally, we propose two sets of reconfigurable binary gates using combinations of two MSETs in
a pull-down network.
INTRODUCTION
As the downscaling of conventional CMOS technol-
ogy is bound to reach its fundamental limit new algo-
rithms will be the answer to achieve increasingly higher
performance and reduced power consumption. Recon-
figurable digital circuits provide a way to extend the
functionalities of conventional CMOS by implementing
in the same physical space multiple logic operations and
therefore increasing the computational complexity. Re-
configuration of the logic functions at each individual
device promises even more compact and flexible circuit
design1–5. However, the implementation of such recon-
figurable logic using single-electron transistors (SETs)6,7
is appealing because SETs have good scalability, one of
the lowest energy-per-switching-event8 and the possibil-
ity to combine their electrical properties with magnetic
elements9–14. There have been several proposals to im-
plement programmable SET logic by using the charge de-
gree of freedom such as fixed gate voltages15, non-volatile
charge nodes16,17 and the spin degree of freedom18–20.
In this manuscript, we show a proof of principle for re-
configurable Boolean logic based on magnetically-gated
circuit elements and we suggest multi-device reconfig-
urable logic architectures. More particularly, we re-
port the complementary logic operation of a aluminium
MSET. The reconfigurable capability of our MSET
stems from the magnetization-dependent work function
of GaMnAs back gate. When the back-gate is kept at
a constant potential the magnetic-field-induced chemical
change causes a charge accumulation in the gate electrode
which can be readily sensed by the SET as a change in
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the Coulomb oscillation phase21,22. Although the con-
cept is demonstrated here for MSET devices, the operat-
ing principle is general and transferable to any field-effect
transistor.
RESULTS
The MSET has two modes of operation: it responds to
gate voltage inputs (electric mode) as well as to the ori-
entation of the magnetic moments (magnetic mode). By
reorienting the magnetization of the GaMnAs substrate
we are able to switch from n-type to p-type MSET. Mak-
ing use of the magnetic mode we demonstrate two sets of
reprogrammable Boolean logic gates implemented at the
single device level. Finally, we suggest a strategy to scale
the reconfigurable logic operation to the multiple device
level.
A schematic cross-section of the proposed aluminium
MSET is depicted in Fig. 1(a). The key element of
this structure is the magnetic gate electrode, an epitax-
ially grown Ga0.94Mn0.06As layer on GaAs that acts as
a back-gate with easy-axis directions [110] and [1-10]. A
magnetic field B=0.7 T, larger that the saturation field
Bs ≈0.3 T, is applied to rotate the magnetization M
with respect to the [001] direction (φ=0◦). The angle θ
with respect to the [1-10] direction is kept equal to 90◦
in all measurements. The results presented here are in-
dependent of the magnitude of B for B > Bs. A 100 nm
alumina layer is used as gate dielectric on top of which
the Al-SET is fabricated. The source and drain leads are
separated from the micron-sized island by aluminium ox-
ide tunnel junctions, as it can be observed in the SEM
image in Fig. 1(b). In this letter the side gates were not
used but could provide extra-functionality to the struc-
ture.
In the electric mode of operation we use the back-
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FIG. 1. Device structure. (a) Schematic cross-section of
the device sketching the magnetization orientation of the
(Ga,Mn)As back-gate layer. (b) SEM image of the device.
The aluminium island is separated from the source and drain
leads by AlOx tunnel junctions. Side gates were not used
in this experiment. (c) Drain current (Ids) oscillations as a
function of the back gate voltage (Vgs).
gate voltage to control the induced-charge in the is-
land of the MSET. Fig. 1(c) shows the drain current
(Ids) versus back-gate voltage (Vgs) at 300 mK. The
plot shows a periodic oscillatory behaviour of the cur-
rent, namely the Coulomb blockade oscillations. Sev-
eral devices were studied with typical charging energies
EC=100-300 µeV and gate capacitances CG=0.4-1.0 fF.
We obtain a ION/IOFF contrast ratio of up to 1.33 and
typical tunnel junction resistances of RT=500 kΩ.
The magnetic mode of operation is based on the depen-
dence of the GaMnAs band structure on the orientation
of the magnetization due to spin orbit coupling. The
magnetization reorientation yields a shift in the GaM-
nAs work function ∆µ which in itself does not produce a
response on the MSET. However, when the back gate is
held at constant potential a change in µ causes an inward
or outward flow of charge in the gate which in turn offsets
the Coulomb oscillations. If the work function shift in
the magnetic layer is adequate, the phase shift becomes
half a period of the Coulomb blockade oscillations and
complementary MSETs are obtained. The equation that
defines the necessary work function shift for maximum
on-off current ratio can be expressed as,
∆µ(B)max =
e2
2CG
(1)
As well, the minimum potential shift for complemen-
tary operation at temperature T can be defined as a gate
voltage shift equal to the FWHM of the Coulomb peak23,
∆µ(B)min =
4.35kBTCΣ
CG
(2)
These two equations set the operational parameters in
terms of temperature, magnetic field and physical dimen-
sions of the structure.
The complementary operation of the MSET is ex-
perimentally demonstrated in Fig. 2 for a device with
EC=300µeV and CG=1.0 fF. To switch between com-
plimentary modes we rotate continuously a saturating
magnetic field from φ=90◦, where the magnetization re-
sides M parallel to the plane along the easy-axis [110]
(Fig.2(a)) to φ=0◦ where the magnetization is out-of-
plane (Fig. 2(b)). This can be seen in Fig.2(c) where we
plot the source-drain current Ids as a function of the mag-
netization angle φ and gate voltage Vgs for Vds=15µV and
B=0.7 T. When the magnetization is in-plane, we select
Vgs=-61 µV as the logic 0 and Vgs=+86 µV as the logic
1 for the n-type SET (see Fig. 2(d)). As the magnetic
field is rotated to φ=0◦, the magnetization is re-oriented
in the [001] direction and the GaMnAs work function in-
creases producing a gate voltage shift of ∆Vgs=150 µV
24.
The combination of work function potential shift in the
Ga0.94Mn0.06As layer with the 300 µV gate voltage pe-
riod of the device result in that the magnetically-induced
gate voltage shift coincides with half a Coulomb oscilla-
tion (fulfilling eq.(1)). The MSET behaves effectively as
a p-type SET, Fig. 2(e). Therefore we can arbitrarily
select the function of the SET from an n-SET for in-
plane magnetization φ=90◦ to a p-type for out-of-plane
magnetization φ=0◦.
We now focus on the logic design that could be im-
plemented at the single device level. It has been shown
that any Boolean function of two variables can be im-
plemented on a SET25. In this letter, by making use
of the magnetic mode of operation, we demonstrate two
sets of reprogrammable logic gates. The inputs in this
case are the drain voltage (input A) and the gate voltage
(input B) and the output is the drain current. In Fig.
3(a) we plot the Vds−Vgs diagram of the MSET showing
the characteristic Coulomb diamonds at φ=0◦. Overim-
posed, we schematically show two logic gates framed in
red AND and NAND. The output is drawn as en empty
dot if the results is 0 (low current level) and a full dot
if the results is 1 (high current level). Upon changing
the magnetization angle to φ=90◦, the whole diagram is
shifted horizontally by ∆Vgs=-150 µV and, therefore, at
the same input voltages the gate output changes to the
two blue-framed logic gates, from (N)AND to (N)OR as
depicted by the arrow. The reconfigurable logic gates are
demonstrated in the histograms in Fig. 3(b-e). In order
to discriminate between logic outputs 0 and 1 we select
the low(high) current threshold at Ids=80(90) pA. In Fig.
3(b) we represent a histogram of the current output for
an AND gate implemented on the edge of the Coulomb
diamond. By rotating the magnetization to the in-plane
direction (φ=90◦) the Coulomb diamonds shift and the
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FIG. 2. Complementary operation. Schematic diagram of the
MSET for different magnetization orientations. (a) φ=0◦ the
magnetization is in-plane and (b) φ=90◦ the magnetization is
out-of-plane. (c) Coulomb blockade oscillations as a function
of the direction of the back-gate voltage Vgs and the applied
magnetic field orientation φ for B=0.7 T. The-dashed blue
and red lines indicate the operating points. (d) MSET Ids-Vgs
transfer function at φ=0◦. The logic 0 (1) has been selected
at a low (high) current level, n-type SET. (e) MSET Ids-
Vgs transfer function at φ=90◦. The logic outputs have been
inverted, p-type SET.
logic gate switches function to OR (Fig. 3(c)). Moreover,
in Fig. 3(d,e) we demonstrate the logical complement set
of reprogrammable Boolean gates. The set switches be-
tween NAND (φ=0◦) and NOR (φ=90◦) logic gates.
Finally, we briefly comment on the possibilities for
multi-device reconfigurable logic design. As an example,
we focus on pull-down networks formed by two elements
with a common magnetic back-gate and independently
addressable electrical gates. We concentrate on the case
of MSET with identical Ids-Vgs transfer functions and
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FIG. 3. Single-device logic. (a) Vds − Vgs map of the drain
current for φ=0◦ showing the characteristic Coulomb dia-
monds. Red and blue frames sketch the implemented logic
gates for φ=0◦ and 90◦ respectively. (b-c) AND-OR set of re-
programmable logic gates. AND gate implemented at φ=0◦
(b) and OR gate at φ=90◦ (c) with Vds (input A) 0(1) de-
fined as −132(−220) µV and Vgs (input B) 0(1) defined as
−96(0) µV. (d-e) NAND-NOR set of reprogrammable logic
gates. NAND gate implemented at φ=0◦ (d) and NOR gate
at φ=90◦ (e) with Vsd (input A) 0(1) defined as 220(132) µV
and Vgs (input B) 0(1) defined as 128(224) µV.
logic inputs defined by Fig. 2(c,d). The circuit in Fig.
4(a) consists of a resistor load and two MSETs in series.
In the state φ=0◦ both MSET are in the p-type state
and the network realizes the operation OR. However this
gate can be reconfigured by rotating the magnetization,
φ=90◦. In this situation both MSET are in the n-type
state and the logic operation becomes NAND. Similarly,
for a pull-down network consisting of two MSETs in par-
allel, Fig. 4(b) the logic gate can be programmed to
switch between AND (φ=0◦) and NOR (φ=90◦) opera-
tions.
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FIG. 4. Logic at the multiple device level considering identical
SETs and the logic inputs defined in Fig. 2. The inputs A and
B are defined as taken as the SET gate values. (a) A series
pull-down network performs the OR operation at φ=0◦ and
NAND at φ=90◦. (b) Parallel pull-down network performs
the AND operation at φ=0◦ and NOR at φ=90◦.
DISCUSSION
In conclusion, we have demonstrated the complemen-
tary logic operation of an aluminium MSET by mak-
ing use of magnetization-dependent work function of the
GaMnAs magnetic back-gate. By using the source-drain
voltage and the gate voltage as binary inputs we showed
a set of Boolean gates and its logical complement imple-
mented at the single device level, AND-OR and NAND-
NOR gates. Finally, we have described a route to inte-
grate multiple MSET in to integrated reconfigurable logic
circuits. Although here we present results on MSETs,
magnetic gating could be exploited to switch function
in more conventional circuit elements such as CMOS
field-effect transistors or novel electronic devices such
as graphene ambipolar transistors26 or spin-hot carrier
transistors27. For reliable room temperature switching,
magnetic materials with work function shifts of the order
of 60 mV will be required28. Materials with large work
function anisotropy such as CoPt alloys could provide
that functionality21. Moreover, non-volatile logic recon-
figuration could be also achieved by making use of the
stability of the magnetic moments along non collinear
“magnetic easy axes”orientations without applying ex-
ternal magnetic fields or electrical currents.
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